iverilog
Preprocess and compile Verilog HDL (IEEE-1364) code into executable programs for simulation. tldr-pages
On several platforms
Several platforms
Compile a source file into an executable
iverilog path/to/source.v -o path/to/executableIdentifyCompile a source file into an executable while displaying all warnings
iverilog path/to/source.v -Wall -o path/to/executableIdentifyCompile and run explicitly using the VVP runtime
iverilog -o path/to/executable -tvvp path/to/source.vIdentifyCompile using Verilog library files from a different path
iverilog path/to/source.v -o path/to/executable -Ipath/to/library_directoryIdentifyPreprocess Verilog code without compiling
iverilog -E path/to/source.vIdentify