verilator
Convert Verilog and SystemVerilog hardware description language (HDL) design into a C++ or SystemC model to be executed after compiling. tldr-pages
On several platforms
Several platforms
Build a specific C project in the current directory
verilator --binary --build-jobs 0 -Wall path/to/source.vIdentifyCreate a C++ executable in a specific folder
verilator --cc --exe --build --build-jobs 0 -Wall path/to/source.cpp path/to/output.vIdentifyPerform linting over a code in the current directory
verilator --lint-only -WallIdentifyCreate XML output about the design (files, modules, instance hierarchy, logic, and data types) to feed into other tools
verilator --xml-output -Wall path/to/output.xmlIdentify